

## **TITLE**

### **PHOTOFLASH CAPACITOR CHARGER AND METHOD THEREOF**

#### **BACKGROUND OF THE INVENTION**

##### **Field of the Invention:**

5       The present invention relates to a photoflash circuit and particularly to a method and device for charging a photoflash capacitor utilizing an adjustable threshold voltage for recharge.

##### **Description of the Related Art:**

10       Cameras that utilize photoflashes typically include a charging circuit that charges a photoflash capacitor included in the camera. The photoflash capacitor stores energy in the form of electrical charge. This energy is later utilized by the photoflash to produce a "flash" when a  
15       picture is taken.

      Generally, in a camera with a charging circuit, a battery supplies a current at a certain voltage to a step-up transformer, that is part of the charging circuit. The transformer transforms a voltage of approximately 3 volts  
20       (the battery's voltage) to a voltage of 300 volts at which the photoflash capacitor is charged. The photoflash capacitor then provides the energy stored thereon to a trigger circuit that, among other things, contributes to stepping up the voltage on the photoflash (flash tube) to  
25       about 4000 volts. This voltage causes ionization of the gas inside the flash tube. When the photoflash is triggered, the discharge of the photoflash capacitor through the

ionized flash tube generates a very high current therethrough, which thereby causes light in the flash tube.

FIG. 1 shows a circuit diagram of a photoflash capacitor charging circuit disclosed in U.S. Patent No. 6,518,733. A power delivery circuitry 120 operates to transfer power from an input source 170 to the photoflash capacitor 144 (which is preferably coupled to the load). The power delivery circuitry 120 includes an adaptive ON-time circuitry 130, adaptive OFF-time circuitry 135, transformer 122, switch transistor 124, latch 126, and output diode 142. The power delivery circuitry 120 is coupled to the photoflash capacitor 144 via the output diode 142. The anode of the output diode 142 is coupled to the output side of the secondary winding of the transformer 122 and the cathode of the output diode 142 is coupled to the photoflash capacitor 144. The input source 170 is coupled to the input of the primary side of the transformer 122. The output of the primary side of the transformer 122 is coupled to the collector of the switch transistor 124. The emitter of the switch transistor 124 is coupled to the adaptive ON-time circuitry 130.

The polarity orientation of the primary and secondary windings are preferably arranged so that the respective windings have opposite polarity. As illustrated in FIG. 1, polarity indicators 112 and 114 show that the polarity of the primary and secondary windings are opposite. This opposite polarity is useful for implementing a flyback circuit topology.

The adaptive ON-time circuitry 130 includes a first switch resistor 131, which is coupled to the emitter of the

switch transistor 124 to form an ON-time node 134. The ON-time circuitry 130 also includes an ON-time comparator 132. The ON-time comparator 132 is coupled to receive voltage signals from the ON-time node 134 and ON-time reference  
5 voltage  $V_{REF1}$  133.

The adaptive OFF-time circuitry 135 includes a second switch resistor 136, which is coupled to the secondary winding of the transformer 122 and to non-inverting terminal of the OFF-time comparator 137. The OFF-time comparator 137  
10 also receives an OFF-time reference voltage  $-V_{REF2}$  138. The OFF-time reference voltage  $-V_{REF2}$  138 is negative because it is compared to the negative voltage across the second switch resistor 136.

The adaptive ON-time circuitry 130 and adaptive OFF-time circuitry 135 each provides output signals that are  
15 received by a latch 126. The Latch 126 is, for example, a set/reset latch. In particular, the reset portion of the latch 126 is coupled to receive the output of the ON-time circuitry 130 and the set portion of the latch 126 is  
20 coupled to receive the output of the OFF-time circuitry 135. If the latch 126 receives signals simultaneously for both set and reset, the reset input preferably takes priority. The Latch 126 provides a latch output to the base of the switch transistor 124 based on the output signals provided  
25 by the ON-time circuitry 130 and OFF-time circuitry 135. The latch output is toggled to activate or de-activate the switch transistor 124 to generate the switching action necessary for DC-to-DC conversion.

When the recharge of the photoflash, immediately after  
30 a flash, is complete, another recharge occurs if the voltage

on the photoflash capacitor 144 decreases below the reference voltage  $V_{REF2}$  138 due to current leakage. This keeps the photoflash sufficiently charged until next use. However, such a recharge is not necessary in all operating  
5 situations. Where the photoflash is rarely needed, such as outdoors on a sunny day, consideration of power is more important than photoflash charging at all times. Accordingly, in this situation, the reference voltage  $V_{REF2}$  138 should be set lower to reduce the frequency of recharge.  
10 On the contrary, in a situation where the photoflash is used more, such as at night, the reference voltage  $V_{REF2}$  138 must be high enough to guard against undercharging.

Conventionally, in the previously described circuitry, circuits and elements other than the transformer and  
15 photoflash capacitor reside in a single IC. The reference voltage  $V_{REF2}$  138 or  $V_{REF1}$  133 is determined once the IC is fabricated, which allows no flexibility in recharge timing. The fixed recharge timing is disadvantageous to consideration of power.

#### 20 SUMMARY OF THE INVENTION

The object of the present invention is to provide a method and device for charging a photoflash capacitor utilizing an adjustable threshold voltage for recharge.

The present invention provides a method for charge  
25 control of a photoflash capacitor. The method includes detecting a voltage on the photoflash capacitor, asserting and then latching a recharge signal when the detected voltage is lower than a first reference voltage, de-asserting and then latching the recharge signal when the

detected voltage exceeds a second reference voltage,  
charging the photoflash capacitor when the recharge signal  
is asserted, and providing a pin for connection of a  
resistive element which determines the first reference  
5 voltage.

The present invention further provides a photoflash  
capacitor charger operating in conjunction with a  
microprocessor. The photoflash capacitor charger includes a  
transformer receiving a primary input voltage to induce a  
10 secondary output voltage on the photoflash capacitor when a  
recharge signal is asserted, and a recharge controller  
detecting a voltage on the photoflash capacitor, asserting  
and then latching the recharge signal when the detected  
voltage is lower than a first reference voltage, and de-  
15 asserting and then latching the recharge signal when the  
detected voltage exceeds a second reference voltage, wherein  
the first reference voltage is determined by the  
microprocessor.

The present invention also provides an integrated  
20 circuit for recharge control of a photoflash capacitor. The  
integrated circuit includes first, second, third and fourth  
pins respectively for reception of a ground voltage, primary  
input voltage, detected voltage from the photoflash  
capacitor and connection with a resistive element, a first  
25 comparator circuit including a first comparator having a  
positive and negative input respectively connected to the  
fourth and third pin, and a resistor connected between the  
second and fourth pin, a second comparator circuit including  
a voltage divider connected between the first and second  
30 pin, and a second comparator having a positive and negative

input respectively connected to the third pin and an output of the voltage divider, and a latch including a first and second inverter wherein an input and output of the first inverter are respectively connected to an output and input  
5 of the second inverter, a third inverter having an input connected to the output of the second inverter and an output for a recharge signal, a first switch connected between the input of the first inverter and the first pin, and a second switch connected between the input of the second inverter  
10 and the first pin.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and  
15 thus not intended to be limitative of the present invention.

FIG. 1 is a circuit diagram of a photoflash capacitor charging circuit disclosed in U.S. Patent No. 6,518,733.

FIGS. 2A and 2B are circuit diagrams of a photoflash capacitor charger according to one embodiment of the  
20 invention.

FIG. 3 shows timing of the signals used in the photoflash capacitor charger of FIG. 2B.

FIG. 4 is a flowchart of a method for charging a photoflash capacitor according to one embodiment of the  
25 invention.

#### **DETAILED DESCRIPTION OF THE INVENTION**

FIG. 2A is a circuit diagram of a photoflash capacitor charger according to one embodiment of the invention. The photoflash capacitor charger operates in conjunction with a

microprocessor (not shown) in a digital camera and includes a capacitor C1, a step-up transformer 21, a integrated circuit of recharge controller 22, an ultra-fast diode D1, a photoflash capacitor 23, a voltage divider 24 and a variable resistor 25. The step-up transformer 21 has one end of its primary winding coupled to receive a primary input voltage from an input source 20. The other end of the primary winding is coupled to a pin SWITCH of the IC 22 so that a secondary output voltage is induced on the photoflash capacitor 23 only when the IC 22 couples the pin SWITCH to ground. The pin SWITCH is coupled to ground when an internal recharge signal L-set (not shown in FIG. 2A and described later) of the IC 22 is asserted.

The IC 22 has at least six pins VIN, GND, VFB, VHYST, SWITCH and DONE respectively for reception of the primary input voltage from the input source 20, a ground voltage and an output voltage from the voltage divider 24 detecting the voltage on the photoflash capacitor, and connection with a resistive element 25 and the primary winding of the step-up transformer 21, and output of a status signal DONE to the microprocessor. The IC (recharge controller) 22 receives the output voltage VFB from the voltage divider 24, asserts and then latches the recharge signal L-set when the voltage VFB is lower than a reference voltage VHYST, and de-asserts and then latches the recharge signal L-set when the voltage VFB exceeds another reference voltage VBG. The reference voltage VHYST is determined by the resistance 25 which can be adjusted by a signal ADJ from the microprocessor. Details of the IC 22 are described in the following with reference to FIG. 2B.

As shown in FIG. 2B, the IC 22 includes a first comparator circuitry comprising a comparator 221 and a resistor R1, a second comparator circuitry comprising a comparator 222 and voltage divider 223, a latch 224, and a current switch 225.

The comparator 222 comprises a positive and negative input respectively connected to the pins VHYST and VFB. The resistor R1 is connected between the pins VIN and VHYST. The voltage divider 223 comprises two resistors R2 and R3 connected in series and is connected between the pins VIN and GND. The comparator 222 comprises a positive and negative input respectively connected to the pin VFB and an output of the voltage divider 223.

The latch 224 includes inverters 2241~2244, switches 2245 and 2246, and a resistor R4. The input and output of the inverter 2241 are respectively connected to the output and input of the inverter 2242. The inverter 2243 has an input connected to the output of the inverter 2242 and outputs the recharge signal L-set. The inverter 2244 has an input connected to the output of the inverter 2241 and outputs the status signal DONE. The resistor R4 is connected between the output of the inverter 2241 and the pin GND. The switch 2245 is connected between the input of the inverter 2241 and the pin GND. The switch 2246 is connected between the input of the inverter 2242 and the pin GND. The current switch 225 is controlled by the recharge signal L-set from the inverter 2243 and connected between the pins SWITCH and GND. The current switch 225 is closed and opened when the recharge signal L-set is asserted and de-asserted.



As is known, each inverter 2241~2244 may include a transistor M1 having a collector as the output and an emitter connected to the pin GND, a current source CS connected to the collector of the transistor M1, and a resistor R5 having one end as the input and the other end connected to a base of the transistor M1. Each of the switches 2245 and 2246 may be a transistor M2. The operation of the IC 22 will be described in the following with reference to FIG. 3.

The resistor R1 and the externally connected resistor 25 form a voltage divider. The voltage divider receives the primary input voltage and outputs the reference voltage VHYST divided therefrom. The comparator 221 asserts (pulls up) and de-asserts (pulls down) the output signal OUT1 respectively when the detected voltage VFB is lower and higher than the reference voltage VHYST during periods A and E. The comparator 222 asserts (pulls up) and de-asserts (pulls down) the output signal OUT2 respectively when the detected voltage VFB is higher and lower than the reference voltage VBG during a period C. During a period B, the latch 224 asserts (pulls down) the recharge signal L-set when the signal OUT1 is asserted (pulled up), until the signal out 2 is asserted (pulled up). During a period D, the latch 224 de-asserts (pulls high) the recharge signal L-set when the output signal OUT2 is asserted, until the output signal OUT1 is asserted.

In FIG. 3, it is noted that the voltage VFB raises from a lowest level (near to 0) to VBG during the periods A and B. This happens immediately after a flash is produced. The photoflash capacitor 23 is fully charged in the period C.

Then, the voltage VFB decreases due to current leakage of the photoflash capacitor 23 during the period D. Once the voltage VFB decreases below the voltage VHYST, which happens during the period E, the photoflash capacitor 23 is  
5 recharged and the voltage VFB begins to increase in the period E. Since the IC 22 has the pin VHYST for external connection with a resistive element 25, photoflash or camera system designers can easily adapt the reference voltage VHYST to a desired value. Even more, the externally  
10 connected resistor 25 may be a variable resistor with a resistance controlled by the signal ADJ from the microprocessor of the camera, as shown in FIG. 2A. Thus, when the photoflash is rarely needed, the reference voltage VHYST may be set lower manually by the user or automatically  
15 by the microprocessor to reduce frequency of recharge, which significantly reduces power consumption.

FIG. 4 is a flowchart of a method for charging a photoflash capacitor according to one embodiment of the invention.

20 In step S40, a flash is produced by discharging a photoflash capacitor through an ionized flash tube.

In step S41, a voltage on the photoflash capacitor is detected.

25 In step S42, a first output signal is asserted due to the detected voltage being lower than a first reference voltage. In response to the asserted first output signal, a recharge signal is asserted so that the photoflash capacitor begins charging and the detected voltage increases.

30 In step S43, the first output signal is de-asserted when the detected voltage increases above the first

reference voltage while the asserted recharge signal is latched so that the detected voltage keeps increasing.

In step S44, a second output signal is asserted when the detected voltage exceeds a second reference voltage. In  
5 response to the asserted second output signal, the recharge signal is de-asserted to terminate charging the photoflash capacitor.

In step S45, the detected voltage begins to decrease due to current leakage of the photoflash capacitor. The  
10 second output signal is de-asserted when the detected voltage falls below the second reference voltage while the de-asserted recharge signal is latched so that the detected voltage keeps decreasing.

In step S46, the first output signal is re-asserted  
15 since the detected voltage decreases below the first reference voltage. In response to the asserted first output signal, the recharge signal is also re-asserted so that the photoflash capacitor begins recharging.

In step S47, a pin for connection with a resistive  
20 element is provided. The first reference voltage is adjustable and determined by the connected resistive element.

In conclusion, the present invention provides a method and device for charging a photoflash capacitor utilizing an  
25 adjustable threshold voltage for recharge. The circuitry for recharge control is designed so that the recharge control IC has a pin for external connection with a resistive element determining the threshold voltage for recharge. Thus, photoflash or camera system designers can  
30 easily adapt the threshold voltage to a desired value and

Client Ref.:N/A

Our ref: 0842-A40212-US/final/Vincent/Kevin

even more, the threshold voltage may be set manually by the user or automatically by the microprocessor for maximum power conservation.

5       The foregoing description of the preferred embodiments  
of this invention has been presented for purposes of  
illustration and description. Obvious modifications or  
variations are possible in light of the above teaching. The  
embodiments were chosen and described to provide the best  
10       illustration of the principles of this invention and its  
practical application to thereby enable those skilled in the  
art to utilize the invention in various embodiments and with  
various modifications as are suited to the particular use  
contemplated. All such modifications and variations are  
15       within the scope of the present invention as determined by  
the appended claims when interpreted in accordance with the  
breadth to which they are fairly, legally, and equitably  
entitled.